



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/764,605	01/26/2004	Robert Hartzell	9136.0010-00	6156
22852	7590	07/03/2008		
FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER LLP 901 NEW YORK AVENUE, NW WASHINGTON, DC 20001-4413			EXAMINER KIM, DAVID S	
			ART UNIT 2613	PAPER NUMBER
			MAIL DATE 07/03/2008	DELIVERY MODE PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

### Office Action Summary

**Application No.**

10/764,605

**Applicant(s)**

HARTZELL ET AL.

**Examiner**

DAVID S. KIM

**Art Unit**

2613

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 18 April 2008.  
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-8 and 10-14 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1-8 and 10-14 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.  
10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☐ Information Disclosure Statement(s) (PTO-8508)  
Paper No(s)/Mail Date \_\_\_\_\_  
4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_  
5) ☐ Notice of Informal Patent Application  
6) ☐ Other: \_\_\_\_\_

## DETAILED ACTION

### **Claim Rejections - 35 USC § 112**

1. Applicant's response to the rejection of **claims 1-7** under 35 U.S.C. 112, first paragraph, in the previous Office Action (mailed on 18 April 2008) is noted and appreciated. Applicant responded by amending claims 1 and 7. Applicant's response overcomes the previous rejection, which is presently withdrawn.

### **Specification**

2. Applicant's response to the objection to the specification in the previous Office Action (mailed on 18 April 2008) is noted and appreciated. Applicant responded by amending the specification. Applicant's response overcomes the previous objection, which is presently withdrawn.

### **Claim Objections**

3. **Claims 8 and 14** are objected to because of the following informalities:

Claims 8 and 14 employ the term "isolating" where it may be more accurate to incorporate the term "shielding". Moreover, in order to maintain consistency of terms with the other claims, adjusting the claim language to read "shielding" instead of "isolating" is encouraged.

Appropriate correction is required.

### **Claim Rejections - 35 USC § 103**

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the

Art Unit: 2613

examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

6. **Claims 1, 3-8, and 11-14** are rejected under 35 U.S.C. 103(a) as being unpatentable over Ovshinsky et al. (U.S. Patent No. 4,766,471, hereinafter "Ovshinsky") in view of Ramaswami et al. (*Optical Networks: A Practical Perspective*, 2<sup>nd</sup> ed., hereinafter "Ramaswami"), Stager et al. (U.S. Patent No. 5,777,383, hereinafter "Stager"), and Chou et al. (U.S. Patent Application Publication No. 2002/0140081 A1, hereinafter "Chou").

**Regarding claim 1**, Ovshinsky discloses:

A transceiver system, comprising:

a transmitter portion (e.g., 1<sup>st</sup> layer in Fig. 16A with transmitter elements of col. 30, l. 10-13) arranged on a bottom layer (1<sup>st</sup> layer in Fig. 16A would be on the "bottom" if viewed upside-down) of a multi-layer circuit board (e.g., 540; e.g., notice circuitry on boards 570 and 574 in Fig. 17), the transmitter portion capable of providing signals to a transmitter optical subassembly configured to transmit optical signals from the transceiver system (e.g., the transmitter elements of col. 30, l. 10-13 on the 1<sup>st</sup> layer in Fig. 16A, wherein the transmitter elements are configured to transmit optical signals);

a receiver portion (e.g., 1<sup>st</sup> layer in Fig. 16A with receiver elements of col. 30, l. 40-48) arranged on the bottom 1<sup>st</sup> layer in Fig. 16A with transmitter elements of col. 30, l. 10-13) layer of the multi-layer circuit board (e.g., 540; e.g., notice circuitry on boards 570 and 574 in Fig. 17), the receiver portion capable of receiving signals from a receiver optical subassembly configured to receive optical signals into the transceiver system (e.g., the receiver elements of col. 30, l. 40-48 on the 1<sup>st</sup> layer in Fig. 16A, wherein the receiver elements are configured to receive optical signals).

Ovshinsky does not expressly disclose:

a **high-voltage power supply** arranged on a **top** layer of the multi-layer circuit board, the high-voltage power supply providing a **bias voltage** for the receiver optical sub assembly; and

Art Unit: 2613

a **metallic ground plane** arranged on a first intermediate layer between the top layer and the bottom layer, the metallic ground plane providing **electrical shielding** between the high-voltage power supply and the transmitter portion and the receiver portion.

Regarding the limitation of a **power supply**, notice that one would obviously implement some kind of power supply for the various components of the apparatus of Ovshinsky.

Regarding the limitation of a **high-voltage** power supply, notice that Ovshinsky broadly discloses the use of various types of receiver elements (col. 30, l. 40-48). Another well-known type of receiver element is disclosed by Ramaswami, such as an avalanche photodiode (p. 197, APDs). At the time the invention was made, it would have been obvious to one of ordinary skill in the art to employ other alternate types of receiver elements, such as an APD. One of ordinary skill in the art would have been motivated to do this for other benefits that they may have over other types of receiver elements. For example, an APD has greater responsivity than other types of receiver elements (Ramaswami, p. 197, 1<sup>st</sup> full paragraph). An APD generally requires a **high-voltage power supply for bias voltage**, so an obvious variation of Ovshinsky with an APD would also employ a **high-voltage power supply for bias voltage**.

Regarding the limitations of arranging a power supply on a **top** layer of a multi-layer circuit board, the **ground plane**, and the **electrical shielding**, notice that the practice of locating a power supply and other circuitry on opposite sides of a multi-layer circuit board with a ground plane in between the power supply and this other circuitry is known in the art, as shown by Stager (Fig. 5, power planes 68, 70, and 72 and other circuitry on interconnect layers 52, 54, 56, and 58 with a ground shield layer in between the power planes and an interconnect layer, col. 5, l. 14-16). At the time the invention was made, it would have been obvious to one of ordinary skill in the art to locate the power supply and the transmitter and receiver portions on opposite sides of the multi-layer circuit board (power supply on the **top** layer) with a ground plane between the power supply and other circuitry, as exemplified by Stager. One of ordinary skill in the art would have been motivated to do this since doing so would prevent electromagnetic

Art Unit: 2613

interference (Chou, abstract). Moreover, notice that ground planes are known to be metallic (Chou, paragraph [0053]).

**Regarding claims 3-5**, Ovshinsky in view of the references applied above (hereinafter the "RAA") does not expressly disclose:

(claim 3) The system according to claim 1, wherein a second intermediate layer having vias is arranged between the first intermediate layer and the top layer.

(claim 4) The system according to claim 3, wherein a third intermediate layer having vias is arranged between the first intermediate layer and the bottom layer.

(claim 5) The system according to claim 4, wherein an interconnect layer is arranged between the first intermediate layer and the third intermediate layer.

However, Ovshinsky does disclose the use of multiple layers (Ovshinsky, Fig. 16A), and the use of vias is well known for connecting multiple layers (Stager, vias in Fig. 5). At the time the invention was made, it would have been obvious to one of ordinary skill in the art to include any of these various layers and vias to provide obvious variants of the system of Ovshinsky in view of the RAA. One of ordinary skill in the art would have been motivated to do this for any variety of suitable reasons, e.g., addition of components and circuitry.

**Regarding claim 6**, Ovshinsky in view of the RAA does not expressly disclose:

The system according to claim 1, further including a microcontroller system arranged on the top layer and the bottom layer.

However, the use of a microcontroller system for a system, such the system of Ovshinsky in view of the RAA, is an extremely well known practice in the art. At the time the invention was made, it would have been obvious to one of ordinary skill in the art to place a microcontroller system on the top and bottom layers. One of ordinary skill in the art would have been motivated to do this to locate microcontroller components in close proximity of the circuits that they would control, such as the power supply of the top layer and the transmitter and receiver portions of the bottom layer.

Art Unit: 2613

**Regarding claims 7 and 8**, claims 7 and 8 are claims that introduce limitations that correspond to the limitations all introduced by claim 1. Therefore, the recited limitations in claim 1 read on the corresponding limitations in claims 7 and 8.

**Regarding claim 11**, Ovshinsky in view of the RAA discloses:

The method of claim 8, further including arranging a first intermediate layer between the top layer and the bottom layer, the first intermediate layer including vias to provide electrical contact with traces on the top layer (e.g., Stager, vias in Fig. 5).

**Regarding claims 12-13**, Ovshinsky in view of the RAA does not expressly disclose:

(claim 12) The method of claim 11, further including arranging a second intermediate layer between the first intermediate layer and the intermediate layer, the second intermediate layer providing traces.

(claim 13) The method of claim 12, further including arranging a third intermediate layer between the intermediate layer and the bottom layer, the third intermediate layer including vias.

However, Ovshinsky does disclose the use of multiple layers (Ovshinsky, Fig. 16A). The use of vias is well known for connecting multiple layers (Stager, vias in Fig. 5). Also, the use of traces is also well known for connecting circuitry. At the time the invention was made, it would have been obvious to one of ordinary skill in the art to include any of these various layers, vias, and traces to provide obvious variants of the system of Ovshinsky in view of the RAA. One of ordinary skill in the art would have been motivated to do this for any variety of suitable reasons, e.g., addition of components and circuitry.

**Regarding claim 14**, claim 14 is an apparatus claim that introduces limitations that correspond to the limitations introduced by system claim 1. Therefore, the recited means in apparatus claim 14 read on the corresponding means in system claim 1.

7. **Claims 2 and 10** are rejected under 35 U.S.C. 103(a) as being unpatentable over Ovshinsky in view of the RAA as applied to the claims above, and further in view of Nelson et al. (U.S. Patent No. 5,097,393, hereinafter "Nelson").

**Regarding claim 2**, Ovshinsky in view of the RAA does not expressly disclose:

Art Unit: 2613

The system according to claim 1, wherein the transmitter portion and the receiver portion are arranged in a split-ground arrangement.

However, electrical circuitry generally requires a connection to ground. Instead of connecting the transmitter portion and the receiver portion to a common ground, split-ground arrangements are known in the art, as shown by Nelson (col. 12, l. 26-52). At the time the invention was made, it would have been obvious to one of ordinary skill in the art to include such an arrangement in the system of Ovshinsky in view of the RAA. One of ordinary skill in the art would have been motivated to do this to provide electrical isolation (Nelson, col. 12, l. 27-28), which generally reduces electrical interference between various components. For example, one could provide electrical isolation between the transmitter portion and the receiver portion to reduce electrical interference between these portions by employing a split-ground arrangement instead of a common ground arrangement.

**Regarding claim 10**, Ovshinsky in view of the RAA does not expressly disclose:

The method of claim 8, further including providing a split ground between the high-voltage power supply and the other circuitry.

However, electrical circuitry generally requires a connection to ground. Instead of connecting the high-voltage power supply and the other circuitry to a common ground, split-ground arrangements are known in the art, as shown by Nelson (col. 12, l. 26-52). At the time the invention was made, it would have been obvious to one of ordinary skill in the art to include such an arrangement in the system of Ovshinsky in view of the RAA. One of ordinary skill in the art would have been motivated to do this to provide electrical isolation (Nelson, col. 12, l. 27-28), which generally reduces electrical interference between various components. For example, one could provide electrical isolation between the high-voltage power supply and the other circuitry to reduce electrical interference between these portions by employing a split-ground arrangement instead of a common ground arrangement.

#### **Response to Arguments**

8. Applicant's arguments, filed on 18 April 2008, with respect to Ovshinsky, have been fully considered but they are not persuasive. Applicant states:



Art Unit: 2613

Nowhere, however, in the passages of *Ovshinski* cited by the Examiner or elsewhere is a transceiver system disclosed or suggested that includes "a transmitter portion arranged on a bottom layer of a multi-layer circuit board, the transmitter portion capable of providing signals to a transmitter optical subassembly configured to transmit optical signals from the transceiver system," and "a receiver portion arranged on the bottom layer of the multi-layer circuit board, the receiver portion capable of receiving signals from a receiver optical subassembly configured to receive optical signals into the transceiver system," as recited in claim 1 and similarly recited in claims 7, 8, and 14. In fact, nowhere does *Ovshinski* even disclose a "multi-layer circuit board," having a "bottom layer," "a top layer," and a "first intermediate layer," as recited in claim 1 and similarly recited in claims 7, 8, and 14. Rather, *Ovshinski* is limited to an electro-optical semiconductor device having a plurality of integrated circuit structures formed by depositing one or more thin-film layers on a substrate, wherein optical signals sent by a light-generating means and received a light-detecting means are transmitted internally between the structures within the electro-optical device. See *Ovshinski*, Fig. 16 A and Col. 30: 11.5-30.

(REMARKS, p. 14, 1<sup>st</sup> paragraph, emphasis Applicant's).

Regarding the portions of Applicant's arguments about a "circuit board", notice the circuitry on boards 570 and 574 in Fig. 17. Accordingly, these portions are not persuasive.

Regarding the portions of Applicant's arguments about a "multi-layer circuit board", "a bottom layer", "a top layer", and a "first intermediate layer", notice the layers in Fig. 16A. Accordingly, these portions are not persuasive.

Regarding the portions of Applicant's arguments about "a transmitter optical subassembly configured to transmit optical signals from the transceiver system" and "a receiver optical subassembly configured to receive optical signals into the transceiver system", notice the transmitter elements of col. 30, l. 10-13 on the 1<sup>st</sup> layer in Fig. 16A, wherein the transmitter elements are configured to transmit optical signals, and notice the receiver elements of col. 30, l. 40-48 on the 1<sup>st</sup> layer in Fig. 16A, wherein the receiver elements are configured to receive optical signals. Accordingly, these portions are not persuasive.

Summarily, Applicant's arguments are not persuasive. Accordingly, Examiner respectfully maintains the standing rejections.

As an additional comment, Examiner notes that the terms "subassembly" and "circuit board" are relatively broad terms in the art. The present version of Applicant's claims do not patentably distinguish these terms from the teachings of the prior art of record. Thus, if Applicant considers the "subassemblies" or "circuit board" of Applicant's original disclosure to comprise structural details that patentably distinguish

Art Unit: 2613

them from the prior art of record, Examiner encourages Applicant to expressly incorporate such structural details into the language of the claims.

**Conclusion**

9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to DAVID S. KIM whose telephone number is (571)272-3033. The examiner can normally be reached on Mon.-Fri. 9 AM to 5 PM (EST).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth N. Vanderpuye can be reached on 571-272-3078. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Art Unit: 2613

/D. S. K./

Examiner, Art Unit 2613

/Kenneth N Vanderpuye/

Supervisory Patent Examiner, Art Unit 2613